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Abstract: 
Many self-test strategies use signature analysis 10 compress 
the test responses. In complex circuits the test execution is 
divided intO a number of subtasks. each producing a signature 
in a self-test register. Whereas the conventional approach is to 
evaluate all these signatures, this paper presentS methods to 
minimize the number of evaluated signatures without reducing 
the fault coverage. This is possible, since the signatures can 
influence one another during the test execution. For a fixed 
test schedule a minimal subset of signatures can be selected, 
and for a predetermined minimal subset of signatures the test 
schedule can be constructed such that the fault coverage is 
maximum. Both approaches result in significant hardware 
savings when a self~tesl is implemented. 
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1. Introdu ction 
In order 10 implement a buill·in self-test often some system 
registers are augmented to multi·mode sef/·rest regislers 
(STRs) like the well·known BILBO (built.in logic block 
observer (81) or GURT (generator of unequiprobable random 
tests (12]). In the test mode, STRs generate patterns or per· 
fonn signature analYSis. By an appropriate placement of the 
STRs, in the test mode all global feedback loops are cut, and 
the circuit is subdivided into segments that are completely 
bounded by STRs (e.g. [2, 9]). 
These segments are called tesr Urlil! (figure I). A test unit 
contains a set of STRs that generate (pseudo· )exhaustive or 
pseudo·random test patterns for the block under test (BUn 
and one STR that is configured as' a multiple input signature 
register (M1SR) to evaluate the test responses, when the test 
unit is processed. If the obtained signature differs from the 
correct signature, the block is faulty. However, even false test 
responses may result in the correct signature. This is called 
error masking or aliasing. 
Sij!nature analy.i. 
Figure J: StruCture of a test unit 
The lest of the whole circuit consists of processing all the test 
units. In this paper it is assumed that the signatures collected 
in each test unit are retained and the test registers are not 
reinitialized during the lest execution. Then it is sufficient to 
scan the signature s only at the end of the teSt, since any dif· 
ference between the actual contents of an STR and the con· 
tents corresponding to the fault-free r.R .~ t': will remllin nn· 
changed in the pallern generation mode. 
A correctly initialized STR can get a faulty signature, if the 
processed test unit contains a detectable fault, or if at leR~t one 
of the i.nvolved pattern generat ing STRs has got a faulty siR-
nature some time before and thus produces a pattern sequence 
that differs from the fault-free case. By this mechanism faulty 
signatures can propagate through the circuit (10]. 
This can be utilized in two ways. For many circuits the scann· 
ing of STRs and the evaluation of signatures can be restricted 
to a subset of the STRs almost without decreasing the fault 
coverage. Secondly, test schedules can be constructed that 
maximize the fault coverage obtained by evaluating only 
a subset of signatures. This paper presents methods for both 
issues. The result is a significant reduction of the amount of 
hardware required to implement a self-tes\. 
Section 2 presents a model that can be used as a basis for the 
detennin<:.tion of the fault coverage, the selection of signa-
tures, and the test scheduling procedures. Section 3 shows 
a method to select a minimal number of signatures such that 
for a fixed test schedule a given fault coverage value is ob-
tained. The problem of constructing a test schedule that gives 
maximum fault coverage is addressed in section 4, and an 
algorithm for its solution is presented. Section 5 gives e)(am-
pies and results for some benchmark circuits. A summary and 
a short discussion in section 6 conclude the paper. 
2. Model for fault coverage de term ina tion , signa. 
tur e selection , and tes t scheduling procedures 
There is a one· to-one correspondence between the lest units 
and the STRs thaI can be used as signature registers. Each lest 
unit Uj comprises e)(actly one STR Ti thaI is configured as 
a signa ture register, and each STR Ti. that can be used as 
a signature register, is used in exactly one test unit Uj for 
signature analysis. This correspondence is indicated by the 
same indiccs. 
The effects of a fault can only propagate in the direction of the 
data flow: and thus the propagation depends on the circuit 
structure. The circuit is modeled by the test register graph 
GT:::; (T, ET). Each node TjET represents an STR. The test 
register graph contains an edge (T g, Ti) E ET for every STR 
Tg that generates patterns in test unit IIi and thus influences 
the signatu re register Ti. The test register graph is 
independent from the teSt schedule. Its paths describe how the 
effects of a fault, namely faulty signatures. can propagate 
(propagarion parhs), provided an appropriate test schedule is 
executed. In the following we explain all the concepts of Ihis 
paper with the help of the simple example circuit of figure 2. 
The test register graph of this circuit is shown in figure 3. 
primary inpulS 
primary OUIPUIS 
Figure 2: Circuit for matn.; multiplication willi built-in self·test 
registers Tj 
When the circuit is tested, some test units can be processed in 
parallel. These tesl unils are called compatible. On the other 
hand, two test units are incompatible. if their lest hardware re-
quirements are contradictory. For example to ensure that the 
generated patterns do not depend on the circuit function and 
are really pseudo-random or pseudo-ellhaustive, the contents 
of an STR that is used as an MISR in one test unit must not 
be used at the same time as test patterns for another test uni l. 
These and other restrictions due to the limiled test resources 
are modeled by the (w incompatibility graph GI:= (U, EI) 
[21. The nodes UiE U of this graph represent the test units. 
The test incompatibility gl1lph contains an edge (Uj, uj)e E, if 
and only if the test units Ui and Uj are incompatible. Figure 3 
shows the test incompatibility graph for the example circuit. 
Figure J: Test register graph (left) and test incompatibility graph 
(right) for the circuit of figure 2 
A test schedule S is represented by a sequence of test sessions 
S:= (SO. SI, .... Sd_l), where a test session Si is a subset of 
pairwise compatible test units which are processed in parallel. 
The test unit with the largest test length determines the test 
length of the test session. A test schedule for the circuit of 
figure 2 is ({uJ, U2. U3). (U4J). The authors ofl2] call this 
the "non-partitioned testing" method. Compared with other. 
more nexible test scheduling methods discussed by these 
authors, the test session methoj needs less hardware for im-
plementing a BrST control unit. 
3. Seleclion of a minima l subset of signat ures 
In this section Ihe test schedule is fixed and a minimal subset 
of signatures is determined that gives $ufficiem fault 
coverage. Let E(X) be the expectation value of a random 
variable X, and lei F be the set of modeled faults. The fault 
coverage Fe is defined by 
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FC := I~' E(#faultS detected by evaluated signatures) . 
The faul! coverage depends on the test schedule and the alias-
ing probabilities of the signature registers. The aliasing prob-
abilities for single signature registers have been widely inves--
tigated, e.g. (3, 4, 7]. Generally in a self-test environment the 
test lengths for each test unit are long enough to reach the 
stationary aliasing probabilities of the signature register. In 
systems with multiple signature registers the method of [10] 
can be used to compute the expected fault coverage FC, when 
only a subset of signatures is evaluated at the end of the Icst 
execution. When the processing of a test unit is repeated, the 
resulting signatures are assumed to be statistically indepen-
dent. This holds if the starting values of the panern generftlOTS 
are statistically independent. 
Of course the fault coverage is maximum, if all signatures are 
evaluated. But as the signalures influence one another, in 
most cases a subset is sufficient to obtain almost the same 
fault coverage. 
Problem SignarureSefection 
Given: • Test register graph Or 
• Set F of faults 
• Test schedule S 
• Required fault coverage FCo 
Find: A minimal subset of signatures to be evaluated 
such that FC ~ FCo 
The minimal subset must contain all the signatures that cannot 
innuence any other signature. Otherwise all faults that affect 
only these signatures, would not be covered. Using the infor-
mation of the test register graph and the test schedule. these 
signatures can easily be found. In many cases this subset 
gives sufficient fault coverage. For the remaining cases other 
signatures are added that are most affected by error masking. 
A search tree is constructed whose nodes are subsets of the 
signatures. All nodes at the same level are subsets with the 
same number of signatures. The subset determined above is 
the rool. the nodes at succeeding levels contain one more sig-
nature for each level. When new nodes are added, the succes-
sors of the nodes with the highest fault coverage and the 
smallest subsel are prefered. The search stops. when a subset 
is found that gives Ihe required fault coverage and all the 
nodes at the previous level have already been examined. 
Usually only a small ponion of the tree musl be construCted 
until a solution is found 
For the circuit of figure 2 with 16-bit-STRs the subset must 
contain the signature of the STR T3, because T3 is located at 
the primary Outputs, and the signature of the STR T4. since 
this signature is collected in the last test session. The fault 
coverage by evaluating these two signatures is less than 10.5 
below the maximum fault coverage, that would require the 
evaluation of all the signatures in Tl. T2, T3. and T4. 
4 . Test sched uling fu r maximu m fault coverage 
by a minimal subset of signatures 
If the test schedule is not fixed, there is an additional degree 
of freedom 10 minimize the number of signatures that have to 
be evaluated. The information in all nonredundant pans of 
a circuil eventually affects the outputs of the circuit. So all 
faults can cause faulty signatures in the STRs at the primary 
outputs provided that the test units are processed in an appro--
priate order. The signatures in the STRs at the primary out-
puts constitute the minimal subset to be evaluated. But there 
are circuitS where all the propagation paths from some fault 
locations to the STRs at the primary outputS pass through 
many other STRs, and in each of them error masking is pos-
sible. Thus the fault coverage is adversely affected. The fol-
lOwing theorem [11] shows how the problem can be solved. 
Theorem: 
If the test schedule is a periodically repeated fUled sequence of 
test sessions, that contain each test uni t at least once. the 
probability that an STR Ti contains a faulty signature after a 
large number r of repetitions of the test session sequence is 
lim P (faulty signature in Ti) 
,~ 
{ o I 2ki if Ti Ie TfU s(Tf) if Ti e Tru s(Tf) 
where ki: width of the SlR Ti 
Tr c T: set of signature registers in the lest units 
where the faull f is located 
s(Tf): set of successors of the nodes of Tr in err 
The probabilities for a fixed number r of repetit ions can be 
computed exactly as shown in [101. For long test lengths 
(many repetitions of the test session sequence) the probability 
of a faulty signature in each STR Ti approaches a maximum 
value. that is detennined only by the width ki of the STR. It 
depends neither on the length of the propagation path from the 
location of the fault to the STR Ti, nor on the characteristic 
features of OIher STRs involved in the propagation process. 
The results in section 5 will show that the test session 
sequence must be repeated only few times until the maximum 
probabilities of faulty signatures are practically reached. 
In order to get an inexpensive implementation of the BIST 
control unit, the test schedule should be composed of a shon 
sequence of test sessions, that is concatenated repeatedly. In 
this context the scheduling problem can be slated as follows. 
Problem Test Scheduling 
Given: • Test register graph GT = (f, El) 
• Test incompatibility graph GJ '" (U, EI) 
• Set F of faults 
• Required faul t coverage FCo 
Find: A test schedule S:= (SO,S!, ... , Srd.l) 
where Sj cU and i s j mod d -+ Si = Sj 
for al1 i, j e {O, I , ' .. , r·d-I} 
(d test sessions are repeated r times), 
such that 
1) for all Ug, ub e U, Si E (SO, SI, ...• S,d.d: 
uge Si" Uhe Si -+ {Ug,Uh} Ie EI 
2) Fe 2: FCo 
3) d is minimal 
4) r is as small as possible for minimal d 
Even without the optimization for a small value of r the corre-
sponding decision problem is NP-hard, since it contains the 
graph K-colornbility problem [5] as a special case. 
Let 0 be the set of STRs at the primary outputs. The schedule 
must guarantee that all (nonrtdundant) faults can influence the 
signatures in the STRs of O. Each fault located in a test unit 
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Uil can cause a faulty signature in the corresponding signature 
register Til' When this STR Til is used afterwards to 
generate patterns for a test unit Uil' the signature in STR Ti2 
can also become faulty. The propagation of a faulty signature 
corresponds to travelling along a propagation path (Til' Til' 
. .. , Tis) in the test register graph GT. This propagation is 
possible only if the corresponding tesl units Uil' Ui2' ... , ui. 
are processed in the same order. The test schedule must 
contain a test session comprising the test unit Uil' then a test 
session comprising Ui2' and so on. Other test sessions are 
allowed between these teSI sessions. Hence the test schedule 
must look like ( ... , {Uit' ... }, .... {Uil' ... J. ... , ... , {Ui$' 
... }, ... ). It can be constructed in two steps: 
i) A set of propagation paths is created that contains at least 
one path from each STR that is used as a signature register 
to an STR of O. 
ii) The test sessions are built such that for every propagation 
path the corresponding test units appear in the sequence of 
test sessions in the same order. 
Heuristics help to choose an efficient set of propagation 
paths. From each signature register a shortest propagation 
path to each STR of 0 is selected. On the shonest propagation 
path the smallest number of signature registers is involved. 
As in each of them fault masking is possible, the fault 
masking probability is often lowest on the shonest path. The 
shonest paths also contribute to a relatively shon overall test 
length, since in order to propagate a faulty signature along the 
shones! path the smallest number of test sessions is required. 
Propagation paths to all SfRs of 0 that can be reached are 
selected, since for aU subsets 0" c 0' c 0 the inequation 
P (faulty signature in at least one STR of 0") 
S P (faulty signature in at least one STR of 0') holds. 
These heuristics are applied in the algorithm STS CSelf-Test 
Scheduling", for details see [11]). The inputs are the test 
register graph GT, the test incompatibility graph GI, and the 
required number dmin of test sessions. The algorithm STS 
first tries to construct a sequence of d=dmill test sessions. 
This is impossible, if dmin is less than the chromatic number 
r(GO of the lest incompatibility graph GJ. If the algorithm 
does not find such a sequence, the parameter d is incremented 
ulllil the construction is successful. The output is the tesl 
session sequence S: '" (SO, SI •... , Sd. I). If the constructed 
sequence S does not give sufficient fault coverage, the fault 
masking probabilities along the propagation paths are reduced 
by repeating the sequence. The required number r of 
repetitions can be detennined by computing the fault coverage 
values for some small numbers of repetitions. The complete 
test schedule is (50,51, .. .• Sd.!, ... , Srd.d, ... , Srd.!), where 
Si = Sd+i == .•. = S(r.!)d+i for i = 0, 1, ... , d-l. 
The algorithm STS is demonstrated using the circuit of figu-
re 2 and Ihe corresponding test register graph GT of figure 3. 
Only the STR T3 is scanned, 0 = IT3}. The set of shortest 
palhs in GT from a signature register to the STR of 0 is 
M:", {(T!, T4, T3), (T2, T4, T3), (f4, T3), (T3)} ' TheSTR 
TS is not considered, since it is not used for signature analy-
sis. All propagation paths that are contained in other paths of 
M can be removed, M:= {(fl, T4, T3), (1"2, T4, TJ) }. 
For dmin = 2 the constructed test session sequence is ([l/4), 
(U\, U2, U3}) with d=2. This is a sequence o f minimal 
length, since X(G,) = 2. The sequence must be repeated in 
order to make the propagation from all signature registers 10 
the STR T3 possible. The final test schedule is (( U4). (u I, 
U2, U3). {ILl}, (Ul, U2, U3J)· 
5 . Results 
In this section the results of the algorithm STS are compared 
wi th the results of the "nonpanilioned testing" algorithm (NT) 
of [2], that aims at a minimal overaH test length and assumes 
that all signatures are evaluated. The first e xample El is the 
circui t of figure 2 with 20-bit-STRs, the second example E2 
is the same structure but with 8-bit-STRs. In table I the 
results for both scheduling approaches are listed. The number 
of repeti tions is chosen such that in all cases the fault 
coverage is the same for both scheduling methods. For EI the 
error masking probabilities are very low and can be neglected, 
when the algorithm STS is applied. At the end of the test 
execution the probability of a fau lty signature in the STR T3 
di ffers from the maximum possible value by less than 2·10-6. 
This means, the probability that a faulty signature is masked 
during the propagation to T3 is less than 2·\0-6. If the STRs 
are 8 bi t wide (E2), the probabil ity of a faulty signalUre 
decreases along the propagation paths by an amount that 
can~t be neglected. This is compensated by repe,l!ing the tes t 
sessIon sequence once more. 
circuit test schedutes II test total length of 
sessionll signatul"C$ (bit) 
NT STS NT STS NT STS 
EI (lul,u2,uJ] ([II4J, {ul , U2, U)). 2 2.2 80 20 
1114]) (114). [U I. u2, U)J) 
E2 (l ul,u2.u3) (1 114 ), (UI, u2, U)), 2 3.2 32 8 
(04]) [114), {UI, U2, u3\. 
[U4).{UI. U2, u~]) 
Tablc I. Te~t schedules for the example CIfCUI\S 
In the schedules constructed by the algorithm STS, the test 
lengths are increased by a factor of 2 and 3, respectively, 
compared to the "nonpartitioned testing" schedu le . But the 
advantage is that for E l and E2 only the signature in the STR 
T) must be evaluated at the end of the test, whereas wi th the 
"nonprutitioned resting" schedule aU the signarures of TI, Tz, 
T3, and T4 must be scanned and evaluated. The number of 
bits of the signatures derived by STS is signific3mly less 
without any loss of fault coverage. There is no need for an 
intern~! scan path, as the STR T3 at the primary outputs can 
be accessed via the boundary scan chain [6J. The BlST con-
lrol unit does not have to scan the signatures in the internal 
STRs and call be simplified. The control unit of the 
boundnry-scan architecture does not need any instructions 10 
control an internal lest data register. T he comparison of 
signatures requires less effor!. Altogelher the amount of Icst 
hardware is reduced signlficamly. 
Some large ISCAS'89 benchmark circuits [II were also 
investigated. At all primary inputs and primary outputS, 
boundary scan cells were added. Then STRs were built in, 
such Ihat all global feedback loops of the circuits were cut by 
UI least twO STRs. In some cases this required additional 
nipflops. Table 2 compares the test scheduling resul!s. 
18" 
circuit 
'''''' 
OS,.., lltest session~ total length 
ofsignawres (bit) 
NT STS NT STS 
s537g 2779 8 7 10 143 49 
"23' 5597 , , 6 335 22 
s\3207 79S1 S , 6 821 121 
s158SO 9772 3 3 S 979 87 
s35932 16065 , S 6 1017 320 
s38417 22179 , , 7 2262 106 
s38584 19253 6 6 9 2367 278 
Table 2. Results for ISCAS 89 benchmark CIfC O!\S 
6, Conclus ion s 
Two methods were presented that reduce the number of 
signatures that have to be evaluated at the end of the tes t to a 
minimum. The first method assumes that the tes t schedule is 
given, the second includes the test scheduling process in the 
optimizat ion . Both of Ihem do not adversely affect the fault 
coverage compared to the conventional approach of evaluating 
all signatures. 
Generally the schedules obtained by the second method are 
longcr than schedules, that aim at a minimal test executiOn 
time. But the advantages are the many hardware savings 
when a built-in self-test is implemented. If some internal 
STRs are very small (e.g. less than 6 bit), then propagation 
paths that contain these STRs have to be repea ted many times. 
This can lead to a long overall test time. Very small STRs at 
the primary OUtputs can also cause problems to gel a sufficient 
fault coverage. BUI in most circuits the STRs are sufficiently 
wide and do nOt cause any trouble. 
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